



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/660,105	09/12/2000	David L Losee	8100IRLO	6756

1333 7590 04/07/2004

PATENT LEGAL STAFF  
EASTMAN KODAK COMPANY  
343 STATE STREET  
ROCHESTER, NY 14650-2201

EXAMINER

HANNETT, JAMES M

ART UNIT	PAPER NUMBER
----------	--------------

2612

DATE MAILED: 04/07/2004

5

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

09/660,105

Applicant(s)

LOSEE ET AL.

Examiner

James M Hannett

Art Unit

2612

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 9/12/00
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-6 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-5 is/are rejected.
- 7) ☒ Claim(s) 6 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 12 September 2000 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 2.
- ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: \_\_\_\_\_.

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

**1:** Claims 1, 2, 4 and 5 are rejected under 35 U.S.C. 102(b) as being anticipated by USPN 5,115,458 Burkey et al.

**2:** As for Claim 1, Burkey et al teaches on Column 34, Lines 58-68 and depicts in Figure 1 a method for reducing dark current within an image sensor comprising the steps of: Providing the image sensor with a matrix of pixels arranged in a plurality of rows and columns with a vertical shift register (12) allocated for each of the columns and at least one horizontal shift register (H) operatively coupled to the vertical shift registers, wherein each of the columns of pixels are formed with the vertical shift registers having a plurality of phases (1 and 2) allocated for each of the pixels and a plurality of gate electrodes of the vertical shift register for each of the pixels, and clocking means for causing the transfer of charge from the pixels to the vertical shift registers and through the horizontal shift register;

Burkey et al teaches in Figure 5 and on Column 51-65 and on Column 5, Lines 54-68 applying, at a first time period (Line 6), a first set of voltages to the phases of the gate electrodes of the vertical shift registers sufficient to accumulate holes in the vertical shift register, beneath each gate electrode;

Burkey et al teaches on Column 6, Lines 1-11 applying, at a second time period (Line 7), a second voltage to a first set of the gate electrodes while simultaneously applying a more positive voltage to a second set of gate electrodes, the second voltage being of sufficient potential so holes that were accumulated beneath the second set of gate electrodes during the first time are collected and stored beneath the first set of gate electrodes during the second time period;

Burkey et al teaches on Column 5, Lines 21-23 and Column 6, Lines 1-3 and Column 3, Lines 58-66 applying, at a third time period (stage-to-stage transfer mode), a third voltage to the second set of gate electrodes while simultaneously applying a more positive voltage to the first set of gate electrodes, such that the previously accumulated holes beneath the first set of gate electrodes are transferred beneath the second set of gate electrodes; Burkey et al teaches that a 2-phase shift register is used to transfer charge along the CCD. Burkey et al teaches that the charges on the 1<sup>st</sup> and 2<sup>nd</sup> phase lines are changed to allow the charge to transfer from one stage to another. The stage-to-stage transfer is performed after line 7 in Figure 5. During the stage-to-stage transfer, the voltage on (Gate 1) is raised as the gate voltage on Gate 2 is lowered. This allows the charge to transfer to the next pixel location. The polarities are again reversed so the charge is stored under (Gate 1) as depicted in (Line) 1 of Figure 5. Burkey et al teaches on Column 5, Lines 21-24 that (Line 1) depicts the charge configuration at the end of a (stage-to-stage transfer). Burkey et al teaches on Column 5, Lines 54-60 returning the first and second sets of gate electrode voltages to their levels at the first time period.

3: In regards to Claim 2, Burkey et al teaches on Column 5, Lines 31-54 further including the step of applying voltages (performing steps 2-5) to the first and second sets of gate electrodes

Art Unit: 2612

between the third applying step (step-to-step transfer) and the returning step (Line 6) to cause excess charge to be returned under the preceding gate electrode.

4: In regards to Claim 4, Burkey et al teaches on Column 4, Lines 3-10 wherein the step of applying the first voltage to the phases of the vertical shift registers occurs during a readout period of the horizontal shift register. Burkey et al teaches that the horizontal shift register is actuated by the same voltage signal lines that transfer charge in the vertical shift register.

5: As for Claim 5, Burkey et al teaches on Column 2, Lines 44-47 wherein the image sensor is an interline transfer type image sensor.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6: Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over USPN 5,115,458 Burkey et al.

7: As for Claim 3, Burkey et al teaches on Column 3, Lines 51-54 the vertical shift registers are two-phase devices. Burkey et al teaches the use of transferring the charge using a 2-phase driven shift register. However, Burkey et al does not teach that the voltage magnitudes of the two clock signals are equal.

Official notice is taken that it was well known in the art at the time the invention was made that when operating a 2-phase vertical shift register in a CCD to drive the two phases with

Art Unit: 2612

voltage magnitudes that were equal to each other in order to better transfer charge along the CCD.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to make the magnitudes of the 2-phase clock signals equal to each other in order to better transfer charge along the CCD.

***Allowable Subject Matter***

8: Claim 6 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

***Conclusion***

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. USPN 5,825,840 Anagnostopoulos teaches the use of a 2-phase driven shift register in a CCD; USPN 5,757,427 Miyaguchi teaches the use of a 2-phase driven shift register in a CCD; USPN 4,712,135 Hashimoto et al teaches the use of a 2-phase driven shift register which utilizes three voltage levels.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James M Hannett whose telephone number is 703-305-7880. The examiner can normally be reached on 8:00 am to 5:00 pm M-F.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wendy Garber can be reached on 703-305-4929. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2612

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

James M. Hannett  
Examiner  
Art Unit 2612

JMH  
March 23, 2004



NGOC-YEN VU  
PRIMARY EXAMINER